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Abstract—The increasing popularity of multi-core System-on-
Chip platforms introduces new challenges, both in terms of
hardware platforms and design methodologies. Dynamic reconﬁg-
uration can be exploited to increase the ﬂexibility of the system
and to implement multiple applications, since it is possible to
easily switch between them by reconﬁguring part of the device
at run-time. Additionally, new applications may be included in
the system after the design time synthesis has been completed.
This paper addresses the problem of mapping new applications
on the device area at run-time, by reusing existing components
of the system. We propose an heuristic technique that is able to
determine how the new application should be mapped in a short
time and, thanks to the reuse policy, to immediately deploy the
solution on the device. The proposed algorithm also takes into
consideration two conﬂicting performance metrics, in order to
generate a good quality result.
I. INTRODUCTION
Recent developments in System-on-Chip (SoC) industry
point toward multi-core products for highly specialized tasks.
Their increasing complexity, as well as their time-to-market
and quality requirements, reinforces the need of ﬂexibility both
in terms of hardware devices and of methodologies to exploit
resource sharing [1]. Field programmable gate arrays (FPGAs)
have shown promising results as deployment platforms for
large-scale multi-core systems ([2], [3]), providing the required
ﬂexibility thanks to their reconﬁguration capabilities. Novel
FPGA families also support dynamic reconﬁguration, which
allows the device to be partially reprogrammed at run-time,
thus adding another degree of freedom in the design of com-
plex SoC. The hardware resources provided by an FPGA can
be used to concurrently execute multiple applications, each one
composed by a set of soft cores, such as instruction set pro-
cessors and highly-optimized special-purpose units. Dynamic
reconﬁguration allows soft cores to be mapped on the device
area when they are required by the currently active application,
thus allowing the system to easily switch between applications
at run-time. As dynamic reconﬁguration introduces a relevant
timing overhead (tens of milliseconds)[4], it is necessary to
reduce the amount of area that is reconﬁgured (thus reducing
the time required by the reconﬁguration process) while loading
a new application on the device.
The main contribution of this work is the deﬁnition of
an algorithm for the run-time mapping of new applications
(not known at design-time) on reconﬁgurable devices. These
applications have to be deployed trying to reuse the parts of
the system already synthesized at design-time, since a new
synthesis process may require a very long time (in the order
of several minutes) and forces the interruption of the system.
The problem of combining the already synthesized parts of
the system in order to allow the execution of the upcoming
application is hard, thus we propose a fast greedy approach
which aims at ﬁnding a feasible solution in a short time. The
algorithm considers several performance metrics, such as the
minimization of the number of reconﬁgurations to deploy the
application and of the communication latencies among the
cores, in order to generate a good solution that satisﬁes the
execution and area constraints of the new application.
II. RELATED WORK
The problem of mapping cores on a reconﬁgurable device
has been explored in literature, even though most of the related
works aim at ﬁnding the mapping at design time. Moreover,
dynamic reconﬁgurations is rarely taken into account, and
it is not considered as a mean to switch among different
applications. In [5], the authors propose an algorithm to reduce
the number of reconﬁgurations required to switch among
different parts of an application. However, they only map a
single application, that must satisfy a strict set of assumptions.
In [6], the authors propose a design time mapper to optimize
the communication overhead. The work is tailored for a mesh
grid Network-on-Chip (NoC) communication infrastructure,
and the algorithm uses trafﬁc information in order to generate
a mapping that minimizes the communication latency between
cores. Since the algorithm is designed for a generic NoC-based
system, it does not speciﬁcally consider dynamic reconﬁgura-
tion. The same shortcoming can be found in other mappers
for NoC architectures, which aim at minimizing other on-chip
performance metrics. For instance, the algorithm proposed
in [7] minimizes area requirements and power consumption,
while the approach in [8] applies a uniﬁed mapping and
routing algorithm to reduce the network complexity.
A mapper that exploits dynamic reconﬁguration to map
multiple applications has been proposed in [9]. The aim of
the algorithm is to map application cores into ﬁxed-size slots,
which are interconnected by a NoC infrastructure. The mapper
is divided into two phases, the ﬁrst one being in charge of
ﬁnding similarities among the applications, and the second
one mapping the speciﬁc cores. The heuristic algorithm is
designed to reduce both the number of reconﬁgurations and the
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communication overhead, but its complexity makes it suitable
only for design time scenarios.
Also a few works related to run-time mapping can be
found in literature. In [10], the authors propose a technique
to generate FPGA conﬁgurations at run-time using a low
amount of resources. A mapping algorithm that incrementally
adds new applications to the ﬁnal solution is proposed in
[11]. The mapper takes the incoming application and ﬁnds a
mapping for it in an incremental way, i.e. without modifying
the existing layout. Again, the algorithm does not actively
support dynamic reconﬁguration for application switching,
since all the applications can be concurrently mapped on the
device area.
III. PROBLEM DEFINITION
A. Reference hardware architecture
The proposed tun-time mapper can be applied to generic dy-
namically reconﬁgurable devices, even though it is particularly
tailored for modern FPGA families. In particular, the target
device should support a ﬁne-grained dynamic reconﬁguration,
and it should provide a sufﬁcient amount of resources to host
complex multi-core applications, such as Xilinx Virtex 4 and
Virtex 5 devices.
In order to support complex applications, the communica-
tion among the soft cores can be assumed to be implemented
using a Network-on-Chip with a mesh topology, which satis-
ﬁes the ﬂexibility and scalability requirements of the system,
even though other communication infrastructures can be used.
The reference hardware architecture is shown in Figure 1.
The device area is divided into two logical parts: a static
communication layer, which implements the backbone of the
communication infrastructure and cannot be reconﬁgured, and
a reconﬁgurable computation layer, which contains all the soft
cores. The computation layer can be further divided into ﬁxed-
size reconﬁgurable regions or slots, which lay on a regular
grid. The slot is an elementary unit of reconﬁguration, i.e. the
entire slot is reconﬁgured at once. Each reconﬁgurable region
can contain an islands of one or more soft cores – whose
internal communication is resolved inside the slot, without
accessing the external backbone – or it may be unused by
the active application.
Fig. 1. An example of a reconﬁgurable target architecture based on a 2x2
mesh
B. Input applications
An application is a set of cores whose concurrent and
coordinated execution solves a complex task. An application
can be formally modeled as an undirected graph called com-
munication graph [9], whose nodes represent the soft cores,
and the edges represent a communication between two cores.
A weight can be associated to each edge to specify the
communication bandwidth: cores which shares large commu-
nication bandwidths should be mapped in the same slot (so
the communication is resolved locally) or within a few hops
of distance.
C. Design time mapping
The design time algorithm proposed in [9] maps the soft
cores of a certain set of input applications onto the recon-
ﬁgurable regions, minimizing both the average number of
reconﬁgurations and the overall communication overhead. The
ﬁrst metric can be calculated by evaluating the average amount
of slots to be reconﬁgured while switching from an application
to another one. On the other side, the communication overhead
is evaluated by adding, for each edge of the communication
graphs, a value obtained by multiplying the bandwidth with
the number of hops that separate the two cores.
The structure of the design time solution is illustrated in
Figure 2. The static solution can be divided into two parts:
the base mapping and the speciﬁc conﬁgurations. The base
mapping primarily contains shared cores, and it is deployed as
the initial conﬁguration of the device. Then, each application is
associated to a set of speciﬁc conﬁgurations, which are loaded
on the device when the application has to be executed.
Fig. 2. Base mapping and speciﬁc conﬁgurations
D. Run-time mapping with conﬁguration reuse
The run-time mapping problem consists in ﬁnding a suitable
mapping for a new application, without modifying the design
time solution, and without introducing new synthesis phases. A
brand new execution of the static mapper cannot be performed,
since the cores introduced by the new application may force
the algorithm to generate a completely different solution, both
in terms of base mapping and speciﬁc conﬁgurations. The new
solution would require a time-expensive synthesis process, and
moreover a complete reconﬁguration would be required to load
the new base mapping.
Run-time mapping must be handled by an ad-hoc algorithm,
which does not modify the base mapping, but simply generates
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a set of speciﬁc conﬁgurations for the new application. Con-
ﬁgurations belonging to existing applications can also be used
to complete the solution, even though they may contain some
redundant cores. Existing conﬁgurations are the only mean to
deploy the new application without performing a new synthesis
process, but it is not always feasible to ﬁnd a complete solution
relying on conﬁguration reuse. A necessary condition for the
proposed run-time approach is that the new application does
not introduce any core that was not known at design time, so
every core of the application can be retrieved in at least one
existing conﬁguration. This condition is not sufﬁcient, since
it is possible to imagine a scenario in which two cores are
synthesized in two different islands targeted to the same slot;
in this case, the reuse of one of them precludes the reuse of
the other, thus making it impossible to ﬁnd a feasible solution
to the problem. The aim of the run-time mapper proposed
in this paper is to estimate (in a very short time) whether a
solution exists or not and, if multiple feasible solutions exist,
to evaluate which one is the best in terms of minimal number
of reconﬁgurations and communication overhead.
IV. THE PROPOSED APPROACH
The run-time mapping problem based on conﬁguration reuse
is a combinatorial optimization problem, which primarily aims
at ﬁnding a feasible solution and, whenever it is possible,
tries to optimize two objective functions – minimizing the
communication overhead and the average number of recon-
ﬁgurations. A solution is deﬁned as a combination of existing
conﬁgurations, and it is feasible if all the cores of the new
application can be mapped on the device at the same time.
An exhaustive search among all the possible combinations
is not sustainable, since the number of candidate solutions
is exponential in the number of slots and also depends on the
number of applications mapped at design time. Let us consider
a relatively small system with 16 slots and 5 applications
mapped statically. In the worst-case scenario, each slot cor-
responds to one conﬁguration for each application (including
the base mapping), and therefore 516 possible solutions should
be explored. Then, a heuristic technique is necessary and,
given the timing requirements of the run-time scenario, a
greedy approach has been chosen. The greedy algorithm can
generate a solution in polynomial time with respect to both
the number of applications and the number of slots, and it has
been designed to minimize the two objective functions.
A. Operation of the greedy algorithm
The pseudocode of the greedy algorithm is shown in Al-
gorithm 1. The rationale is to select a conﬁguration at each
iteration of the outermost loop, and therefore the number of
iterations is bounded by the number of slots of the device.
The choice is performed according to a score associated to
each conﬁguration, which include communication and area
information, and it is updated at each iteration.
The scores of all the conﬁgurations i are computed by func-
tion Compute Scores according to the following equation:
Algorithm 1 Run-time mapper with conﬁguration reuse
Unmapped ← New application cores
Conf ← Design time configurations
Solution ← ∅
repeat
Scores ← Compute Scores(Conf, Unmapped)
Scores ← Force Scores Correction(Scores)
Candidate ← Get Higher Score(Scores)
Solution ← Solution ∪ Candidate
Conf ← Conf \ Candidate
Unmapped ← Unmapped \ Cores In(Candidate)
until Solution is complete
Scorei = α · Useful Area
Slot Size
+ β · Internal Comm
Max Comm
(1)
Two normalized terms appear in the linear combination. The
Useful Area term is deﬁned as the amount of area of a single
slot occupied by soft cores that are used by the upcoming
application but that are still unmapped. The Internal Comm
is an index that represents the level of the communication
inside a single slot, i.e. the total bandwidth among the cores
of a slot.
The number of reconﬁgurations in the system are indirectly
reduced by the computation of the useful area. In fact, the
algorithm privileges conﬁgurations with a high percentage
of occupied area, and therefore it is able to ﬁnd a compact
solution that uses a low number of slots. The algorithm also
reduces the number of reconﬁgurations in a direct way, by
favoring the conﬁgurations belonging to the base mapping
when two or more conﬁgurations achieve the same score. The
communication overhead is also minimized by the algorithm,
which privileges the conﬁgurations that resolve large amounts
of communication within the slot. The inﬂuence of each of
the two objective functions on the ﬁnal solution can be tuned
by modifying the values of parameters α and β.
The pseudo code shown in Algorithm 1 includes a statement
named Force Scores Correction. This step is used to neu-
tralize the scores related to slots that are already used, since
each slot cannot contain multiple conﬁgurations. The statement
also performs the correction discussed in the following section.
B. Handling single instances
Figure 3 shows a particular scenario that has to be correctly
handled in order to ﬁnd a feasible solution. Core 4 is only
included in conﬁguration B, but the greedy algorithm would
prefer conﬁguration A for slot 1 because it is better in terms of
area usage and internal communication. The algorithm would
then realize that no feasible solution can be generated, since
core 4 cannot be mapped. However, a solution exists, and it
contains conﬁgurations B, C and D. This side effect can be
easily corrected in the Force Scores Correction statement:
at each iteration, the algorithm checks whether a core has a
single instance, and in this case the score associated to its
conﬁguration is set to an arbitrary high value.
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Fig. 3. Example of a particular scenario that must be speciﬁcally handled
The example of the single instance is only a special case of
a more complex problem (the single instance chains problem).
Let us assume two cores i and j belongs to two conﬁgurations
each, called Ai, Bi, Aj and Bj , and let Ai targets the same
slot as Aj and Bi the same slot of Bj . Then, the only way
to map both i and j is to correct the scores of both Ai and
Bj – or equivalently Aj and Bi – because if one of the two
conﬁgurations is not used, then a feasible solution will not
be found. The complexity of detecting these situations rapidly
increases with the number of cores involved in the chain. The
current implementation of the proposed mapper only detects
single instances, in order to keep the overall complexity low.
V. EXPERIMENTAL RESULTS
This section presents a set of experimental results to eval-
uate the quality of the solutions that can be obtained with the
proposed approach. The design time approach presented in [9]
– which also generates the static mapping used as the starting
point of the proposed approach – is employed as a reference.
The quality of the solution is evaluated in terms of com-
munication overhead and average number of reconﬁgurations.
Figure 4 illustrates how the two objective functions are af-
fected by the number of cores in the new application, and
it also shows the gap between the static and the run-time
mapping. The experiment has been performed by taking 5
applications mapped at design time, with a number of cores
between 10 and 35 of different sizes. Each application shares
75% of its cores with at least another application, and this
percentage brings an additional advantage to the static mapper,
which can exploit the similarities to optimize the result. The
results indeed show that the static mapper ﬁnds a better
solution, since it saves up to two reconﬁgurations, but it only
achieves a 4.8% gain in terms of communication overhead.
Conversely, the run-time mapper can generate the solution
in a lower time. Figure 5 shows how the run-time mapper is
two orders of magnitude faster than the design time approach.
Moreover, the time required to generate a mapping of n
applications at design time is higher than the time required
to statically map n − x applications, and then complete the
solution by adding the remaining x applications at run-time.
The gap becomes more relevant as x increases, thus showing
that the proposed algorithm scales well with the number of
applications to be mapped at run-time. Finally, the data only
reﬂects the time required to compute the mapping, and it does
not include the synthesis phase that is always required at the
end the static algorithm, whereas the run-time mapper can
deploy the solution without performing any synthesis.
Fig. 4. Quality of the solution computed by the static and the run-time
mappers versus the number of cores in the new application
Fig. 5. Execution time of the static and the run-time mappers
VI. CONCLUSION AND FUTURE WORKS
This paper addressed the problem of mapping applications
on a reconﬁgurable device at run-time, focusing on a scenario
in which existing conﬁgurations can be reused to completely
deploy the new applications. We proposed a fast heuristic
algorithm to ﬁnd a feasible mapping in a short time, which also
avoid the most common traps that prevent it from ﬁnding a
solution. The algorithm also exploits area and communication-
related metrics to improve the quality of the ﬁnal mapping.
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